
Speedcore IP Component Library User Guide (UG065)

Speedcore eFPGA

achronix
SEMICONDUCTOR CORPORATION

Copyrights, Trademarks and Disclaimers

Copyright © 2017 Achronix Semiconductor Corporation. All rights reserved. Achronix, Speedcore, Speedster, and ACE are trademarks of Achronix Semiconductor Corporation in the U.S. and/or other countries. All other trademarks are the property of their respective owners. All specifications subject to change without notice.

NOTICE of DISCLAIMER: The information given in this document is believed to be accurate and reliable. However, Achronix Semiconductor Corporation does not give any representations or warranties as to the completeness or accuracy of such information and shall have no liability for the use of the information contained herein. Achronix Semiconductor Corporation reserves the right to make changes to this document and the information contained herein at any time and without notice. All Achronix trademarks, registered trademarks, disclaimers and patents are listed at <http://www.achronix.com/legal>.

Achronix Semiconductor Corporation

2953 Bunker Hill Lane, Suite 101
Santa Clara, CA 95054
USA

Phone : 855.GHZ.FPGA (855.449.3742)
E-mail : info@achronix.com

Table of Contents

Chapter - 1: Introduction	6
Chapter - 2: Logic Functions	7
MUX4 (Four-Input Multiplexer Gate)	7
Instantiation Templates	8
MUX8 (Eight-Input Multiplexer Gate)	9
Instantiation Templates	10
ACX_SYNCHRONIZER, ACX_SYNCHRONIZER_N	11
Using ACX_SYNCHRONIZER to Synchronize Reset	12
Instantiation Templates	13
ACX_SHIFTREG	13
Instantiation Templates	15
Chapter - 3: Arithmetic and DSP Functions	17
ALU4 (Four-Input Adder/Subtractor with Programmable Load)	17
Instantiation Templates	18
DSP64	19
DSP64 Pins	22
Parameters	26
Add/Subtract/Round/Saturate Blocks	38
DSP64 Operation Modes	38
DSP64 Rounding	40
Round Towards Zero	42
Rounding Towards Infinity	43
Round Towards Plus Infinity	44
Round Towards Minus Infinity	45
Round Towards Nearest Integer	46
Round Towards Nearest Even	47
Round Towards Nearest Odd	48
Round Half Up	49
Round Half Down	50
Round Half Away From Zero	51
Round Half Towards Zero	52

Saturation	52
Pre-Adder Block	53
DSP64 Verilog Instantiation Template	53
Implementing Finite Impulse Response (FIR) Filters	55
Parallel Filter Implementation	55
Symmetric FIR Filter Implementation	58
Chapter - 4: Memories	69
BRAMSDP (20-kb Simple Dual-Port Memory with Error Correction)	69
Memory Organization and Data Input/Output Pin Assignments	73
Read and Write Operations	75
Timing Diagrams	76
Memory Initialization	79
ECC Modes of Operation	82
Using BRAMSDP as a Read-Only Memory (ROM)	83
Instantiation Template	83
BRAMTDP (20-kb True Dual-Port Memory)	88
Memory Organization and Data I/O Pin Assignments	93
Read and Write Operations	94
Timing Diagrams	96
Memory, Register, and Latch Reset and Initialization	99
Instantiation Templates	101
BRAMFIFO (20-kb FIFO Memory with Optional Error Correction)	107
Memory Organization and Data Pin Assignments	113
FIFO Operation	114
FIFO Resets	127
Error Detection and Correction	130
Instantiation Template	131
LRAM (4096-bit (128x32) Simple-Dual-Port Memory)	133
Simultaneous Memory Operations	136
LRAM Memory Initialization	136
Using LRAM as a Read-Only Memory (ROM)	136
LRAMFIFO (LRAM-Based 128-Word FIFO Memory)	136
Parameters	139
Instantiation Template	148
Chapter - 5: Primitives	150
Registers	150

Naming Convention	150
Register Primitives	151
Register Macros	177
LUT4 (Four Input Lookup Table)	185
Instantiation Templates	186
Boundary Pin Cells	187
IPIN (Input Data Pin)	187
OPIN (Output Data Pin)	191
CLK_IPIN (Input Clock Pin)	194
CLK_OPIN (Output Clock Pin)	195
Revision History	197

For the complete document, visit the Achronix FTP at:

<https://secure.achronix.com>

Navigate to the Speedcore Documentation section under:

</public/Achronix/Documentation/Speedcore/>

Registration is required. Click Sign In to log in. If you do not have a login, you can request an account through the following page:

<http://www.achronix.com/company/contact-us.html>